CPU/Crossbar/GPIO/JTAG/Package
  Problems with P5, P6, P7 control on C8051F064 (+)

Post New Topic  Post A Reply
profile | register | preferences | faq | search

UBBFriend: Email This Page to Someone! next newest topic | next oldest topic
Author Topic:   Problems with P5, P6, P7 control on C8051F064 (+)
pkravt
New Member 		posted July 26, 2010 03:25 AM     Click Here to See the Profile for pkravt   Click Here to Email pkravt     Edit/Delete Message
Hi all,

I can't control the pins of P5, P6, P7 ports.
All configuration registers are checked:

P5MDOUT=0xFF,
weak pull-up is disabled,
EMI is disabled (EMI0CF = 0x10 ,
SFRPAGE=0x0F.

P5 pins are always high (3.3V) regardless of
P5=0; operator.

The same I have for the P6 and P7 ports.
Could anybody help with this ?
I need these port pins to be used as GPIO.

Thanks,
Peter.

IP: Logged

tony.hague
Member 		posted July 26, 2010 05:55 AM     Click Here to See the Profile for tony.hague     Edit/Delete Message
Are you quite sure you're setting SFRPAGE to 0x0f before you write the port latch ?

IP: Logged

All times are CT (US)

next newest topic | next oldest topic

Administrative Options: Close Topic | Archive/Move | Delete Topic
Post New Topic  Post A Reply
Hop to:

Contact Us | MCU User Forum

Have you seen our MCU Knowledge Base?


Ultimate Bulletin Board 5.47b